HardwareBanter

HardwareBanter (http://www.hardwarebanter.com/index.php)
-   Intel (http://www.hardwarebanter.com/forumdisplay.php?f=9)
-   -   IO caching in Intel (http://www.hardwarebanter.com/showthread.php?t=157545)

[email protected] September 19th 07 04:11 PM

IO caching in Intel
 
Hello,
The programmers manual(IA-32/64) for Intel says, that IO is not
cached. Does this mean that say, when an ethernet packet comes in it
does not get cached in the core's cache?

Thanks.


Eric Gisin September 19th 07 09:44 PM

IO caching in Intel
 
wrote in message ups.com...
Hello,
The programmers manual(IA-32/64) for Intel says, that IO is not
cached. Does this mean that say, when an ethernet packet comes in it
does not get cached in the core's cache?

It means addressable PCI space in not cached, like NIC buffers and display RAM.

Nate Edel September 19th 07 10:32 PM

IO caching in Intel
 
Eric Gisin wrote:
wrote in message ups.com...
Hello,
The programmers manual(IA-32/64) for Intel says, that IO is not
cached. Does this mean that say, when an ethernet packet comes in it
does not get cached in the core's cache?


It means addressable PCI space in not cached, like NIC buffers and display RAM.


Are you sure? My assumption would be that it means that the IO port address
space is not cached; the processor has no internal way of knowing whether
something in the regular memory address space is memory-mapped IO (PCI or
otherwise)... that's why you have MTRRs (memory type range registers, IIRC)
which have to be set by the OS or BIOS.

--
Nate Edel http://www.cubiclehermit.com/

"What's the use of yearning for Elysian Fields when you know you can't get
'em, and would only let 'em out on building leases if you had 'em?" (WSG)


All times are GMT +1. The time now is 12:34 PM.

Powered by vBulletin® Version 3.6.4
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
HardwareBanter.com